Sarsen Technology is an industry leading distributor of embedded hardware and software technology solutions. We specialise in single board computing, FPGA, digital signal processing, data acquisition and high-speed data recording COTS technology. Our clients are Europe's leaders in the telecommunications, defence, instrumentation, research, transportation and aerospace markets. You can find our web site at www.sarsen.net and follow us on Twitter at @Sarsen_Tech.
Showing posts with label acceleration. Show all posts
Showing posts with label acceleration. Show all posts
Thursday, 7 November 2019
How to Build 5G Networks - Netcope Technologies
Fifth-generation (5G) mobile networks are a significant topic in the acceleration of mobile networks.
Networks are gradually being upgraded with 5G equipment to replace existing 4G technologies. With this upgrade comes an expectation from users for a significant increase of network traffic data speed, but this creates a big challenge for operators... It's just not that easy to accelerate something twenty times!
Victor Puš, CTO Netcope Technologies, has written an easy to digest article about the specifics of building 5G networks.
Find out more about Netcope Technologies.
Article:
"Fifth generation mobile networks are a big theme of today. Users obviously hope for quicker data rates from 5G. There is a promise of up to 20 Gbps, which is about twenty times more than the theoretical speed of the current 4G networks.
On the other hand, telcos are scared of the costs of the upgrade of their networks. After all, to accelerate something twenty times is not that easy. At this point, public discussion is mostly led by new frequencies and about territorial coverage with the 5G signal. But equally, if not more difficult technical battle will be fought backstage, particularly about the aggregation of user traffic and its connection to the Internet from the telco network."
Labels:
4G,
5G,
acceleration,
article,
building,
coverage,
data rate,
mobile,
netcope,
network,
news,
replace,
telco,
traffic
Tuesday, 26 November 2013
OpenCL support for even more Altera Stratix V variants on BittWare's S5-PCIe-HQ PCIe board...
The Open Computing Language (OpenCL™) programming model is supported on Altera’s Stratix® V FPGA architecture and BittWare’s Stratix V FPGA COTS hardware, providing an incredibly powerful solution for system acceleration.
BittWare is a member of Altera’s Preferred Board Partner Program for OpenCL.
The S5-PCIe-HQ (S5PH-Q) Altera Stratix® V half-length PCIe COTS board is optimised for the most current Altera device architectures and design software, and is supported by Altera’s SDK for OpenCL. The Altera® SDK for OpenCL provides a design environment enabling users to easily implement OpenCL applications on Altera’s FPGAs.
BittWare announced at SuperComputing 2013 (Nov) that OpenCL support has now been expanded to additional Stratix V variants on their S5-PCIe-HQ (S5PH-Q) PCI Express board. FPGA options now include GSMD5, GSED8, GXEA7 and GXEAB devices.
What Are the Benefits of OpenCL for FPGAs?
The Open CL Developers Bundle is available at a special introductory price. For more information please contact the Sarsen Team on +44 1672 511166, or email us - info@sarsen.net
BittWare is a member of Altera’s Preferred Board Partner Program for OpenCL.The S5-PCIe-HQ (S5PH-Q) Altera Stratix® V half-length PCIe COTS board is optimised for the most current Altera device architectures and design software, and is supported by Altera’s SDK for OpenCL. The Altera® SDK for OpenCL provides a design environment enabling users to easily implement OpenCL applications on Altera’s FPGAs.
What Are the Benefits of OpenCL for FPGAs?
- Faster time-to-market using the OpenCL C-based parallel programming language as opposed to low-level hardware description language (HDL).
- Quick design exploration by working at a higher level of design abstraction.
- Easy design re-use by re-targeting existing OpenCL C code to current and future FPGAs.
- Faster design completion by generating an FPGA implementation of OpenCL C code in a single step, bypassing the manual timing closure efforts and implementation of communication interfaces between the FPGA, host, and external memories.
- Increased performance by offloading performance-intensive functions from the host processor to the FPGA.
- Significantly lower power by using the Altera SDK for OpenCL which generates only the logic needed to deliver.
The Open CL Developers Bundle is available at a special introductory price. For more information please contact the Sarsen Team on +44 1672 511166, or email us - info@sarsen.net
Subscribe to:
Posts (Atom)

