BittWare, the provider of Altera-based FPGA COTS boards, has entered into a Value-Added Reseller (VAR) agreement with Tamba Networks, a developer of low-latency, high-speed Intellectual Property (IP) cores for networking and financial applications.
The Tamba Networks 1 to 400 Gigabit Universal Ethernet IP Core is a low latency and gate count solution which enables a 10 GigE "FIFO+MAC+PCS" of approximately 25 ns in an Altera Stratix V FPGA. This decreases the round-trip delay wire-to-wire. By narrowing their focus to the ethernet MAC and PCS - designing their own soft PCS core as opposed to the typical solution which uses the hard PCS core - Tamba Networks has optimised the design of both, bringing an extremely efficient solution to market and saving many nanoseconds of latency in the process.
“Many of our customers are looking for the lowest possible latency,” stated Ron Huizen, Vice President of Systems & Solutions at BittWare. “Therefore, we are always seeking out industry-leading technology that can help. Tamba’s MAC+PCS IP cores enable us to provide our customers with unprecedented wire-to-application ethernet latency.”
The Tamba Networks IP cores are available today on all of BittWare’s PCIe-based Altera Stratix V family of boards which include the following:
S5PE-DS Dual Altera Stratix V GX/GS PCIe Board with Quad QSFP+, DDR3, QDRII+, and RLDRAM3
S5PH-Q Altera Stratix V GX/GS Half-Length PCIe Board with Dual QSFP+/SFP+, DDR3, and QDRII+
S5PE-F Altera Stratix V GX/GS PCI Board with VITA 57 FMC Site
S5PE Altera Stratix V GX/GS PCI Board with Dual QSFP+
For more information please contact Sarsen Technology on +44 1672 511166 or email the team - info@sarsen.net
Sarsen Technology is an industry leading distributor of embedded hardware and software technology solutions. We specialise in single board computing, FPGA, digital signal processing, data acquisition and high-speed data recording COTS technology. Our clients are Europe's leaders in the telecommunications, defence, instrumentation, research, transportation and aerospace markets. You can find our web site at www.sarsen.net and follow us on Twitter at @Sarsen_Tech.
Full kernel Bypass technology is used for optimizing network performances. It decodes the network packets and passes the data from kernel space to user space by copying it |TCP offload IP Core|
ReplyDeleteTCP Offload IP core
Thanks...